Octal Edge-triggered D-type Flip-flops With 3-state Outputs

  The SN54LVC574A octal edge-triggered D-type Flip-Flop is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC574A octal edge-triggered D-type Flip-Flop is designed for 1.65-V to 3.6-V VCC operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing Buffer Registers I/O ports, bidirectional Bus Drivers and working Registers On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without Interface or pullup components. OE does not affect the internal operations of the Flip-Flops Old data can be retained or new data can be entered while the outputs are in the high-impedance state. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Item: SN54LVC574A
File Size : 116 KB
Pages : 25 Pages

Other Part Numbers in this pdf file

SNJ54LVC574AW   SNJ54LVC574AJ   SNJ54LVC574AFK   LVC574A   LC574A  
Texas Instruments Incorporated
Draw SN54LVC574A Schematic Online for Free