High Speed Cmos Logic 8-bit Addressable Latch

  The Harris CD74HC259 and CD74HCT259 Addressable Latch features the low-power consumption associated with CMOS circuitry and has speeds comparable to low-power Schottky. This Latches three active modes and one reset mode. When both the Latch Enable (LE) and Master Reset (MR) inputs are low (8-line Demultiplexer mode) the output of the addressed latch follows the Data input and all other outputs are forced low. When both MR and LE are high (Memory Mode), all outputs are isolated from the Data input, i.e., all Latches hold the last data presented before the LE transition from low to high. A condition of LE low and MR high (Addressable Latch mode) allows the addressed latch?s output to follow the data input; all other Latches are unaffected. The Reset mode (all outputs low) results when LE is high and MR is low.
Item: DC74HC259
File Size : 6 KB
Pages : 9 Pages

Other Part Numbers in this pdf file

Texas Instruments Incorporated
Draw DC74HC259 Schematic Online for Free

Related Datasheets

DC74HC259 Related Keywords:

DC74HC259 Cross Reference DC74HC259 Schematic DC74HC259 Equivalent DC74HC259 RoHS
DC74HC259 Application Notes DC74HC259 Circuits DC74HC259 Pinout DC74HC259 PDF
DC74HC259 数据手册 DC74HC259 电路 DC74HC259 引脚 DC74HC259 Download