uses an on6chip Voltage Regulator
to create a stable supply voltage for the internal circuitry at pin VREG from the primary supply VDD_IO. All VDD pins of the device must be connected to VREG. The Antenna
pins ANTP and ANTN must be DC biased to VREG. The I/O level of the digital pins is VDD_IO.