Asynchronous Communications Element

  The TL16C550A is a functional upgrade of the TL16C450 asynchronous Communications element (ACE). Functionally identical to the TL16C450 on power up (character mode?), the TL16C550A can be placed in an alternate mode (FIFO) to relieve the CPU of excessive software overhead. In this mode, internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the Receiver FIFO) to be stored in both receive and transmit modes. To minimize system overhead and maximize system efficiency, all logic is on the chip. Two of the TL16C450 terminal functions (terminals 24 and 29 on the N package and terminals 27 and 32 on the FN package) have been changed to allow signalling of direct Memory address (DMA) transfers. The TL16C550A performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read and report on the status of the ACE at any point in the ACE?s operation. Reported status information includes the type of transfer operation in progress, the status of the operation, and any error conditions encountered. The TL16C550A ACE includes a programmable, on-board, baud rate generator. This generator is capable of dividing a reference clock input by divisors from 1 to (216 ? 1) and producing a 16 ? clock for driving the internal Transmitter logic. Provisions are included to use this 16? clock to drive the Receiver logic. Also included in the ACE is a complete modem control capability and a processor interrupt system that may be software tailored to the user?s requirements to minimize the computing required to handle the Communications link.
Item: TL16C550A
File Size : 57 KB
Pages : 31 Pages

Other Part Numbers in this pdf file

Texas Instruments Incorporated
Draw TL16C550A Schematic Online for Free