Dual Positive-edge-triggered D-type Flip-flop With Clear And Preset

  A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs. The SN74ALVC74 is characterized for operation from ?40?C to 85?C.
Item: SN74ALVC74
File Size : 15 KB
Pages : 8 Pages

Other Part Numbers in this pdf file

Texas Instruments Incorporated
Draw SN74ALVC74 Schematic Online for Free